

77-77159528

EM025201568

EL465782143

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

**APPLICATION FOR LETTERS PATENT**

\* \* \* \* \*

**Method Of Forming A Capacitor And A Capacitor  
Construction**

\* \* \* \* \*

**INVENTORS:**

**Gurtej Sandhu  
Pierre C. Fazan**

**ATTORNEY'S DOCKET NO. MI22-415**

09876103-050001

1 TECHNICAL FIELD

2 This invention relates generally to capacitor formation in  
3 semiconductor wafer processing, and to resultant capacitor constructions.  
4  
5

6 BACKGROUND OF THE INVENTION

7 As DRAMs increase in memory cell density, there is a continuing  
8 challenge to maintain sufficiently high storage capacitance despite  
9 decreasing cell area. Additionally, there is a continuing goal to further  
10 decrease cell area.

11 The principal way of increasing cell capacitance is through cell  
12 structure techniques. Such techniques include three-dimensional cell  
13 capacitors, such as trenched or stacked capacitors. This invention  
14 concerns stacked capacitor cell constructions, including what are  
15 commonly known as crown or cylindrical container stacked capacitors.  
16  
17

18 BRIEF DESCRIPTION OF THE DRAWINGS

19 Preferred embodiments of the invention are described below with  
20 reference to the following accompanying drawings.

21 Fig. 1 is a diagrammatic sectional view of a semiconductor wafer  
22 fragment at one processing step in accordance with the invention.

23 Fig. 2 is a view of the Fig. 1 wafer fragment at a processing  
24 step subsequent to that shown by Fig. 1.

09876402-060001

11 Fig. 3 is a view of the Fig. 1 wafer fragment at a processing  
12 step subsequent to that shown by Fig. 2.

13 Fig. 4 is a view of the Fig. 1 wafer fragment at a processing  
14 step subsequent to that shown by Fig. 3.

15 Fig. 5 is a view of the Fig. 1 wafer fragment at a processing  
16 step subsequent to that shown by Fig. 4.

17 Fig. 6 is a view of the Fig. 1 wafer fragment at a processing  
18 step subsequent to that shown by Fig. 5.

19 Fig. 7 is a view of the Fig. 1 wafer fragment at a processing  
20 step subsequent to that shown by Fig. 6.

21 Fig. 8 is a view of the Fig. 1 wafer fragment at a processing  
22 step subsequent to that shown by Fig. 7.

23 Fig. 9 is a view of the Fig. 1 wafer fragment at a processing  
24 step subsequent to that shown by Fig. 8.

Fig. 10 is a view of the Fig. 1 wafer fragment at a processing  
step subsequent to that shown by Fig. 9.

Fig. 11 is a view of the Fig. 1 wafer fragment at a processing  
step subsequent to that shown by Fig. 10.

Fig. 12 is a view of the Fig. 1 wafer fragment at a processing  
step subsequent to that shown by Fig. 11.

Fig. 13 is a diagrammatic sectional view of an alternate  
embodiment semiconductor wafer fragment at a processing step in  
accordance with the invention.

Fig. 14 is a view of the Fig. 13 wafer fragment at a processing step subsequent to that shown by Fig. 13.

Fig. 15 is a view of the Fig. 13 wafer fragment at a processing step subsequent to that shown by Fig. 14.

Fig. 16 is a view of the Fig. 13 wafer fragment at a processing step subsequent to that shown by Fig. 15.

Fig. 17 is a diagrammatic sectional view of another alternate embodiment semiconductor wafer fragment at a processing step in accordance with the invention.

Fig. 18 is a view of the Fig. 17 wafer fragment at a processing step subsequent to that shown by Fig. 17.

Fig. 19 is a view of the Fig. 17 wafer fragment at a processing step subsequent to that shown by Fig. 18.

Fig. 20 is a view of the Fig. 17 wafer fragment at a processing step subsequent to that shown by Fig. 19.

Fig. 21 is a view of the Fig. 17 wafer fragment at a processing step subsequent to that shown by Fig. 20.

Fig. 22 is a diagrammatic sectional view of yet another alternate embodiment semiconductor wafer fragment at a processing step in accordance with the invention.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

In accordance with one aspect of the invention, a method of forming a capacitor comprises the following steps:

providing a node to which electrical connection to a first capacitor plate is to be made;

after providing the node, providing a finned lower capacitor plate in ohmic electrical connection with the node using no more than one photomasking step; and

providing a capacitor dielectric layer and a conductive second capacitor plate layer over the conductive layer.

In accordance with another aspect of the invention, a method of forming a capacitor comprises the following steps:

providing a node to which electrical connection to a first capacitor plate is to be made;

providing a layer of conductive material outwardly of the node;

providing a first masking layer over the conductive material layer;

etching a first opening into the first masking layer over the node;

providing a second masking layer over the first masking layer to a thickness which less than completely fills the first opening;

anisotropically etching the second masking layer to define a spacer received laterally within the first opening and thereby defining a second

opening relative to the first masking layer which is smaller than the first opening;

after anisotropically etching the second masking layer, etching unmasked first masking layer material away;

after anisotropically etching the second masking layer, etching through the conductive material layer to extend the second opening to the node, the node and conductive layer being electrically isolated from one another after the conductive material layer etching;

plugging the extended second opening with an electrically conductive plugging material, the plugging material electrically interconnecting the node and conductive layer; and

providing a capacitor dielectric layer and a conductive second capacitor plate layer over the conductive layer.

Referring to Fig. 1, a semiconductor wafer fragment in process is indicated generally with reference numeral 10. Such comprises a bulk monocrystalline silicon substrate 12 having diffusion regions 13, 14, 15 provided therein. A pair of word lines 16 and 17 are provided as shown. Such comprise a gate oxide region 18, a polysilicon conductive region 19, a higher conductivity silicide region 20, and an electrically insulative oxide or nitride cap 21. An etch stop layer 22 is provided, to an example thickness of 500 Angstroms. A preferred material for layer 22 is  $\text{Si}_3\text{N}_4$ , the optional use of which will be apparent subsequently.

Referring to Fig. 2, an insulating dielectric layer 24 is provided over etch stop layer 22. Such is planarized, and a storage node contact 25 opened therethrough to outwardly expose diffusion region 14.

Referring to Fig. 3, a layer of conductive material is deposited and planarized back relative to oxide layer 24 to define a pillar 26 which projects from diffusion region 14 provided in bulk semiconductive substrate 12. For purposes of the continuing discussion, pillar 26 comprises an outer surface 28 which constitutes a node to which electrical connection to a first capacitor plate is to be made. An example preferred plugging material 26 is conductively doped polysilicon.

Referring to Fig. 4, a plurality of alternating first layers 30 and second layers 32 are provided outwardly relative to node 28. Example and preferred thicknesses for layers 30 and 32 are from 200 Angstroms to 700 Angstroms. The material of first layers 30 is chosen to be selectively etchable relative to node 28, and also to material of second layer 32. An example and preferred material for layers 30 is undoped  $\text{SiO}_2$  deposited by decomposition of tetraethylorthosilicate (TEOS). Second layer material 32 is chosen to be selectively etchable relative to first layer material 30 and also be electrically conductive. An example and preferred material for layer 32 is conductively doped polysilicon, with the material of layer 32 and plugging material 26 in the preferred embodiment thereby constituting the same material. Further, the first layer material 30 is preferably entirely sacrificial, but nevertheless preferably constitutes an electrically insulative material. The alternating

1 stack of first and second layers 30 and 32 are shown as terminating in  
2 an upper layer 30. although an upper layer 32 could ultimately be  
3 provided.

4 Referring to Fig. 5, a first masking layer 34 is provided over the  
5 alternating layers 30 and 32, and thus over and outwardly relative to  
6 second layer material 32. In the described and preferred embodiment  
7 a plurality of alternating layers 30 and 32 are provided for production  
8 of a multi-finned capacitor construction as will be apparent subsequently.  
9 In accordance with one alternate aspect of the invention, only a single  
10 first layer 30 and a single second layer 32 might be utilized. A first  
11 opening 35 is etched into first masking layer 34 over node 28. An  
12 example and preferred material for layer 34 is a doped oxide deposited  
13 to an example thickness of 2,000 Angstroms.

14 Referring to Fig. 6, a second masking layer 36 is provided over  
15 first masking layer 34 to a thickness which less than completely fills  
16 first opening 35. An example and preferred material for layer 36 is  
17  $\text{Si}_3\text{N}_4$ .

18 Referring to Fig. 7, second masking layer 36 is anisotropically  
19 etched to define a spacer 38 received laterally within first opening 35,  
20 and thereby defining a second opening 39 relative to first masking  
21 layer 34 which is smaller than first opening 35.

22 Referring to Fig. 8, unmasked first layer material 34 has been  
23 etched away. An example etch for stripping layer 34 where it  
24 comprises borophosphosilicate glass (BPSG), layer 30 comprises undoped



1 SiO<sub>2</sub> and spacer 38 comprises Si<sub>3</sub>N<sub>4</sub> comprises a wet etch with a HF  
2 solution.

3 Referring to Fig. 9, and with spacer 38 in place, the alternating  
4 layers 30 and 32 are etched as shown to define a desired outline (as  
5 will be apparent subsequently) of a first capacitor plate and to extend  
6 second opening 39 through such alternating layers to node 28. Such  
7 etching is preferably conducted for both layers to be highly anisotropic  
8 as shown and conducted such that each alternating etch is selective  
9 relative to the immediate underlying layer. During such collective  
10 etching, spacer 38 constitutes an etching mask. Where spacer 38  
11 comprises Si<sub>3</sub>N<sub>4</sub>, layers 30 comprise undoped SiO<sub>2</sub>, and layers 32  
12 comprise conductively doped polysilicon, an example etch which will  
13 remove such oxide selectively relative to the nitride and polysilicon is  
14 using a fluorine and hydrocarbon plasma chemistry which is preferably  
15 carbon rich. For the same materials, an example etch which will  
16 anisotropically and selectively remove polysilicon of layer 32  
17 anisotropically and selectively relative to nitride and SiO<sub>2</sub> is chlorine  
18 and HBr plasma.

19 Such etching effectively defines the illustrated etched layers 32 to  
20 constitute a plurality of laterally projecting electrically conductive first  
21 capacitor plate fins. The illustrated etch stopping effect relative to  
22 insulating layer 24 will not occur where the material of first layers 30  
23 and layer 24 are the same, but will occur where the etch characteristics  
24

of layers 30 and 24 can be conducted differently relative to one another.

Referring to Fig. 10, spacer 38 has been etched away, and an electrically conductive plugging material 44 provided within second opening 39. Accordingly, plugging material 44 electrically interconnects node 28 with the illustrated plurality of second layers/fins 32. An example and preferred technique for providing such layer is to deposit a polycrystalline layer to fill the void and subsequently conduct an anisotropic polycrystalline etch selective to oxide using chlorine and HBr plasma chemistry. Thus in a most preferred embodiment, the material of node 28, plugging material 44 and second layer material 32 all constitute the same material.

Referring to Fig. 11, first layer material 30 is selectively isotropically etched relative to second layer material 32. Preferably, the material of layers 30 and 24 constitutes the same material such that etching of layer 24 also occurs, with etch stop layer 22 acting as an etch stop relative to the word lines and bulk substrate as shown. Where layers 24 and 30 constitute undoped  $\text{SiO}_2$ , an example etching chemistry is an HF solution. The preferred result is the illustrated multi, horizontally finned lower capacitor plate 50 which is effectively in ohmic electrical connection relative the node 28.

Referring to Fig. 12, a capacitor dielectric layer 52 and a subsequent electrically conductive second capacitor plate layer 54 are provided over the illustrated conductive second layers/fins 32 of first

capacitor plate 50. This constitutes but one example of forming a capacitor utilizing no more than one photomasking step in producing a finned (preferably multi finned) lower capacitor plate in ohmic electrical connection after providing a node for connection thereto.

In contradistinction to the prior art, only one photomasking step (that to form first opening 35) has been utilized to define all of first capacitor plate 50 between the step of providing node 28 and subsequent steps wherein capacitor dielectric and second conductive plates are provided. Further, the stem/plug 44 diameter can be provided to be less than the minimum photolithographic feature size/dimension due to the maskless anisotropic etch by which the void for the plug is formed. Thus, more of the available capacitor volume can be consumed by surface-area-enhancing fins than from the stem or plug 44.

An example alternate embodiment is described with reference to Figs. 13-16. Like numerals from the first described embodiment are utilized where appropriate, with differences being indicated by the suffix "a" or with different numerals. Fig. 13 illustrates a wafer fragment 10a at a processing step immediately subsequent to that depicted by Fig. 8 in the first described embodiment. Here, a third masking layer 60 is provided over spacer 38. Layer 60 can be the same as or different from the material of layer 38.

Referring to Fig. 14, third masking layer 60 is anisotropically etched to form a secondary spacer 62 laterally outward of first stated spacer 38.

Referring to Fig. 15, spacers 62 and 38 are used collectively as an etching mask during the second and first layer etchings to produce the modified construction which extends considerably further laterally outward beyond the boundaries of the first described embodiment capacitor. The same above example etch chemistries can be utilized for effecting the Fig. 15 etch construction where layer 62 comprises BPSG.

Referring to Fig. 16, spacers 62 and 38 etched away, polysilicon plugging material 44 is provided, and first layers 30 are isotropically etched, thus resulting in the modified illustrated first capacitor plate construction 50a.

The above described alternate processing enables placement of adjacent capacitors of a DRAM array closer to one another than the minimum available photolithographic feature size. Prior art processing typically provides the closest spacing between adjacent capacitor edges as being the minimum available photolithographic feature width. In accordance with the above described alternate preferred embodiment, closer placement of such capacitor edges may be possible due to the outer capacitor plate edge being defined by a photolithographic feature at its minimum feature. Accordingly, the mask utilized to produce the mask opening which produces the first corresponding opening of the adjacent capacitor can be placed closer to the edge of the adjacent

opening of the described and illustrated capacitor. Such is shown by way of example in Fig. 22 with respect to a wafer fragment 10c. A pair of finned capacitors 50a and 50c are shown separated by a spacing "s", which can be less than the minimum available photolithographic feature size.

Yet another alternate embodiment method is described with reference to Figs. 17 - 21. Like numerals from the first described embodiment are utilized where appropriate, with differences being indicated by the suffix "b" or with different numerals. Fig. 17 is the same as Fig. 6, but for provision of an additional masking layer 70 over first masking layer 34. Layer 70 is preferably provided where layers 30 and 34 constitute the same material, as will be apparent from Fig. 18. As there shown, anisotropic etching of second masking layer 36 has occurred to form second opening 39, with subsequent etching of layers 30 and 32 having been conducted to extend such opening to node 28. During such extension etching, layer 34 remains in place with additional masking layer 70 restricting etching of layer 34 while layers 30 are being etched.

Referring to Fig. 19, a conductive plugging layer 44b is deposited. Referring to Fig. 20, layer 44b is etched or planarized back as shown, and masking layers 70 and 34 also etched. Referring to Fig. 21, layers 30 and 32 are etched to define the capacitor outline, with plugging material 44b also being etched in the process where it is provided to be the same material as layers 32. Thus in this described

embodiment, the unmasked first masking layer is etched after extending the second opening to the node where in the first described embodiment it is conducted before.

In compliance with the statute, the invention has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the invention is not limited to the specific features shown and described, since the means herein disclosed comprise preferred forms of putting the invention into effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.